We report on 30-nm-gate-length InAlN/AlN/GaN/SiC high-electron-mobility transistors (HEMTs) with a record current gain cutoff frequency (f T ) of 400 GHz. Although the high drain-induced barrier lowering (DIBL) value is indicative of significant short-channel effects, more than seven orders of magnitude in the current on/off ratio was observed. The high f T is a result of minimized parasitic effects and at the expense of a low power gain cutoff frequency (f MAX ). The gate length dependence and temperature dependence of f T were also measured. # 2013 The Japan Society of Applied Physics
Recently, there has been significant improvement of highfrequency performance in GaN-based high-electron-mobility transistors (HEMTs) using a self-aligned gate structure, 1) a lattice matched In 0:17 Al 0:83 N barrier, [2] [3] [4] [5] an In 0:13 Al 0:83 -Ga 0:04 N quaternary barrier, 6) regrown ohmics, 7) and nitrogen-face HEMTs. 8) In this work, we report on a record current gain cutoff frequency ( f T ) of 400 GHz in 30-nmgate-length metal-face InAlN/AlN/GaN/SiC HEMTs with a scaled source drain distance (L SD ) of 270 nm.
The lattice-matched In 0:17 Al 0:83 N/AlN/GaN HEMT structure was grown by metal-organic chemical vapor deposition on a SiC substrate, consisting of, nominally, a 7.5 nm InAlN barrier, a 1.5 nm AlN spacer, a 200 nm UID GaN channel, and a 1.6 m Fe-doped GaN buffer. Figure 1 shows the postfabrication barrier layer thicknesses confirmed by transmission electron microscopy (TEM). The Hall effect measurements at room temperature show a channel charge of 1:92 Â 10 13 cm À2 and a mobility of 1240 cm 2 V À1 s À1 . Devices with gate lengths between 30 and 150 nm were fabricated using the same process flow detailed in Ref. 3 . A rectangular gate was adopted to minimize the parasitic effects associated with the T-gate cap. The 30 nm device has a L SD of 270 nm while the 90 and 150 nm devices have a L SD of 860 nm to avoid short circuits during the direct writing of gate fingers. The ohmic contact resistance is 0.16 ohm-mm. The DC and RF characteristics of the HEMTs were measured at both room temperature and 77 K. On-wafer device RF measurements were taken with an HP 8510C vector network analyzer (VNA) in the frequency range from 250 MHz to 30 GHz. Calibration of the VNA was performed using LRM off-wafer impedance standards at corresponding temperatures. The device Sparameter measurements were de-embedded employing onwafer open and short test structures.
The room temperature DC characteristics of the HEMT with a 30 nm gate length are shown in Fig. 2 . A maximum drain current density I dmax of 1.9 A/mm is obtained at V gs ¼ 0 V and V ds ¼ 5 V. In comparison with the 30 nm HEMT with a large L SD of 865 nm, 3) which was processed from the same HEMT wafer and regrown contacts, the 30 nm HEMT with a scaled L SD of 270 nm in this work exhibits a higher I dmax . Also notable are the kinks in the common-source I-V s near V ds $ 3{4 V [ Fig. 2(a) ]. These kinks might stem from poor electron confinement that is exacerbated by the small L SD since they were not observed in the 30 nm HEMT with a large L SD over the same bias range, and the HEMT wafer has no back barrier. In the literature, kinks have also been attributed to impact ionization and traps. Hence, further studies are necessary to pinpoint the exact mechanism. The extrinsic g m of 653 mS/mm [ Fig. 2(b) ] is moderate since the device has a large barrier thickness of 9 nm. The drain-induced barrier lowering (DIBL) was measured to be 240 mV/V at I d ¼ 10 mA/mm over a bias range V ds of 0.1-3 V (peak f T bias). Although the high DIBL value is indicative of significant short-channel effects, more than seven orders of magnitude in the current on/off ratio was observed. Figure 3 shows the temperature-and gate-length-dependent DIBL and threshold voltage measured in these InAlN/AlN/GaN HEMTs. An increased DIBL and a negative shift of V th are probably due to an effective V ds increase across the channel at a low temperature. Figure 4 shows that the peak f T values increases from 400 GHz under the bias condition of V gs ¼ À3:6 V and V ds ¼ 3 V at room temperature to 430 GHz under the bias condition of V gs ¼ À3:9 V and V ds ¼ 3 V at 77 K in the device with a 30 nm gate length, because of the reduced channel resistance. The peak f T of 90 and 150 nm HEMTs was measured under the bias conditions of V gs ¼ À2:1 V and V ds ¼ 3 V at room temperature, V gs ¼ À2:7 V and V ds ¼ 4 V at 77 K. A low f max is observed owing to the high resistance of the small rectangular gate. It is interesting to note that the total delay time reduction at 77 K is much smaller for the 30 nm HEMT than the 90 and 150 nm HEMTs. This can be most likely attributed to the more severe short-channel effects and the influence of the scaled L SD in the 30 nm HEMT, which needs further scrutinization. Figure 5 shows improvements in the f T and f max of GaN-based HEMTs over the past two decades. Although it appears possible to reach 500-GHz f T by further reducing gate length, it is imperative to investigate alternative structures that offer a higher mobility/velocity while keeping the best possible electrostatic control in ultrascaled geometry, for example, AlN/ GaN/GaN quantum well HEMTs. 
